Networks-on-Chip: From Implementations to Programming Paradigms

★★★★★ 4.4 134 reviews

$45.31
Price when purchased online
Free shipping Free 30-day returns

Sold and shipped by comt.myasdf.us
We aim to show you accurate product information. Manufacturers, suppliers and others provide what you see here.
$45.31
Price when purchased online
Free shipping Free 30-day returns

How do you want your item?
You get 30 days free! Choose a plan at checkout.
Shipping
Arrives Jul 13
Free
Pickup
Check nearby
Delivery
Not available

Sold and shipped by comt.myasdf.us
Free 30-day returns Details

Product details

Management number 233491457 Release Date 2026/06/27 List Price $18.12 Model Number 233491457
Category

Networks-on-Chip: From Implementations to Programming Paradigms provides a thorough and bottom-up exploration of the whole NoC design space in a coherent and uniform fashion, from low-level router, buffer and topology implementations, to routing and flow control schemes, to co-optimizations of NoC and high-level programming paradigms.This textbook is intended for an advanced course on computer architecture, suitable for graduate students or senior undergrads who want to specialize in the area of computer architecture and Networks-on-Chip. It is also intended for practitioners in the industry in the area of microprocessor design, especially the many-core processor design with a network-on-chip. Graduates can learn many practical and theoretical lessons from this course, and also can be motivated to delve further into the ideas and designs proposed in this book. Industrial engineers can refer to this book to make practical tradeoffs as well. Graduates and engineers who focus on off-chip network design can also refer to this book to achieve deadlock-free routing algorithm designs.- Provides thorough and insightful exploration of NoC design space. Description from low-level logic implementations to co-optimizations of high-level program paradigms and NoCs.- The coherent and uniform format offers readers a clear, quick and efficient exploration of NoC design space- Covers many novel and exciting research ideas, which encourage researchers to further delve into these topics.- Presents both engineering and theoretical contributions. The detailed description of the router, buffer and topology implementations, comparisons and analysis are of high engineering value. Read more

ASIN B00QWZ284S
XRay Not Enabled
ISBN13 978-0128011782
Edition 1st
Language English
File size 27.2 MB
Page Flip Enabled
Publisher Morgan Kaufmann
Word Wise Not Enabled
Print length 359 pages
Accessibility Learn more
Screen Reader Supported
Publication date December 4, 2014
Enhanced typesetting Enabled

Correction of product information

If you notice any omissions or errors in the product information on this page, please use the correction request form below.

Correction Request Form

Customer ratings & reviews

4.4 out of 5
★★★★★
134 ratings | 55 reviews
How item rating is calculated
View all reviews
5 stars
81% (109)
4 stars
5% (7)
3 stars
2% (3)
2 stars
1% (1)
1 star
11% (15)
Sort by

There are currently no written reviews for this product.